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I. INTRODUCIION 
The quarter square principle is a well known technique to 
realize a multiplier. Various multipliers based on this 
principle have been reported [l], [2], [3]. For signals in the 
form of currents the principle can be written as: 
So, in order to multiply the input currents I, and I, we can 
square both the sum and the difference of these currents 
and then subtract the results from eachother. 
In the next section a suitable current squarer will be 
described. In section III, two of these squaring circuits will 
be combined to realize the fourquadrant current 
multiplier. Section IV describes second-order effects. The 
results of simulations and measurements on both the 
squaring circuit and the complete multiplier are presented 
in section V. 
n. THE CURRENT-SQUARING CIRCUIT 
A schematic diagram of the squaring circuit is shown in 
fig. 1. All transistors are equal and operate in the saturation 
region. Using a simple square-law model, the drain current 
of an MOS transistor in the saturation region can be written 
as: 
MOS translinear loop [4]. From Kirchhoff s voltage law, it 
follows that: 
V,l+ v,2= v,3+ v,4 (4) 
(5) 
If the body-effect is represented as a change in threshold 
voltage as a function of the source-bulk voltage it is easily 
seen that the effect is equal for transistors Mi and M.I and 
transistors M2 and M s  Therefore, +v;l will be equal to 6 4  
and Vn will be equal to 6 3  and the threshold voltages can 
be dropped from eqn. (5). If we assume equal transistors 
and neglect the slight influence of the body-effect on ki, k2, 
k3 and k 4  these factors can also be dropped. The result is: 
This relation is temperature and process independent. 
G+G=G+dG (6)  
Fig. 1 7he current squaring 
circuit. 7he output current 
1 i1 andindependentof 
1 w  
Zd=k(V,-+v;)* , with k = F C a z  (2) The currents I1 and 12 are each forced equal to IB. There- 
fore eqn. (6) becomes: 
From (7) we can obtain an expression for the current 
I3+14, which is the output current of the circuit: 
Or: q+dr$=a (7) 
V , = V , + r n  (3) 
The transistors Mi,  M2, M3 and M.I are connected in an 
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The current mirror M k  M,j forces the relation: 
Ii,, + I2+ I3= I1 +I4 (9) 
I1 and I2 are equal to IB and can be dropped from eqn. (9). 
Therefore 
Ii, = I4- I3 (10) 
Substituting eqn. (10) in eqn. (8) results in 
(11) 
I; Iout=vB+- 
U B  
However, this relation is only valid if all transistors operate 
in the saturation region. This imposes some restrictions on 
the input current range. If Ij,, =0, the draincurrent of 
transistors M I ,  M2, M 3  and M4 will be equal to IB. If Ii, 
increases in either direction, the current through 
transistors M i  and M2 will remain constant but the current 
through either M 3  or M4 will increase while the other 
decreases. The maximum input current is reached when I3 
or I4 becomes zero. From equations (8) and (10) the 
following expressions for I3 and I4 can be derived: 
These currents are both larger than or equal to zero if the 
input current is restricted to: 
The current through the current mirror M s  & is equal to 
Il+I4 and is therefore larger than I4 and does not add an 
extra restriction to the range of Ii,,. Outside the interval 
specified by ( 1 4 )  the output current increases linear with 
Iin - 
It can be shown that the value of the input resistance Rj,, of 
the circuit is dependent of the input current Ii,,. The circuit 
can be improved by adding two current sources with value 
IB at both sides of the current mirror as illustrated by fig. 2. 
In that case the current through the current mirror 
becomes equal to the current through transistor M4. 
Substituting the expression for this current (eqn. ( 1 2 ) )  in 
eqn. (3 )  gives: 
-4IB 5 5 418 (13) 
- -  
So, the value of Rin becomes independent of Iin: - 
Fig. 2 Slightly modfiated 
The v o w  at&A and 
B and the @ut mivtance 
current squaring circuit. 
qppmimzteij 
constant, independent of 
I I the input current. 
Fig. 3 The two ertra current 
somtsjbmjig. 2 can be 
replaced by an ertra current 
mirror, which simplyjies the 
biasing of the circuit. 
- 
The fact that the current through the current mirror equals 
the current through transistor M4 implies further that apart 
from an offset due to the body-effect the gate-source 
voltage of M s  equals the gate-source voltage of M4. 
Therefore, the sum of the gate-source voltages of Ms and 
M 3  will be constant and independent of the input current. 
This means that the voltages at nodes A and B in fig. 2 will 
be constant, which is favourable for the high-frequency 
behaviour of the circuit. 
The fact that the voltage at node B remains constant 
implies that the two extra current sources needed in fig. 2 
can be replaced by an extra current mirror as shown by 
fig. 3. The circuit now becomes fully symmetrical and node 
B can also be used as a second input. The effective input 
current is equal to the normal input current minus the input 
current at node B. 
111. THE FOUR-QUADRANT CURRENT MULTIPLIER 
Fig. 4 shows how we can realize a complete four-quadrant 
current multiplier using two current squarers. The input 
currents of the squaring circuits are (Iy -I,) and (Iy + Ix). It - Fig. 4 lh complete four- 
Current IOl quadrantcmntmultiplier 
squarer consists of two current 
squaring Cirmits. The 
output c m n t  is equal to: 
Iout = 101-102. 
d 
1, 
3-n-
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f o l l m  from eqn. (11) that the output currents IOl and 102 
will be equal to: 
So, the difference I ,  wil l  be: 
The input current range of the multiplier follows from (13) 
and is equal to: 
1&1+1$15418 (19) 
W. SECOIUD-~RDER EFFEcrs 
In the previous sections secondader effects like mobility 
reduction, channel length modulation and component 
mismatch were neglected. These effects will be considered 
in this section. 
A. Mobility Reduction 
The mobility reduction in an MOS transistor can be 
modeled as follows: 
The mobility reduction parameter 8 is process dependent 
and has typical values between 0.01 and 0.2 V . If we 
incorporate the mobility reduction effect, eqn. (6) for the 
current squaring circuit becomes: 
al - (1 +e(v ,1- Vr)) + a 2  (1 +@(V,2- KN = 
fi3-(1 +qvg3-v;)) + ~ f ~ - ( l + e ( v ~ . t - ~ ) )  (21) 
Using (21) instead of (6) we can find the following 
approximation for the output current of the current 
squaring circuit: 
& +--e* 
8 - (418)’ 
with: 
vgsE”Vp1’ vp2 
If we compare eqn. (22) with the ideal response (1 l), we see 
that the size of the quadratic component I& is slightly 
reduced and that a fourth and a sixth order t e T  are 
introduced. For practical values of 8=0.035 V and 
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(V@-K)= 1.0 V the calculated maximum deviation from 
the ideal output characteristic (11) is approx. 0.4 % of the 
maximum output current. This error increases approx. 
linear with 8. The error c a w d  by mobility redudon can be 
reduced by duplicathg the circuit and eliminating the 
fourth order term [5]. 
B. Chmvrel length Modulatiost 
In the current squaring circuits cbannel length modulation 
could cause an error in the transfer of the current mirror 
Ms, & due to the difference between the drain-source 
voltages of Ms and I&. if the voltage at the output of the 
circuit varies, channel length modulation could also occur 
in transistors M3 and If short channels are used it might 
be neccessary to ascode the output of the circuit. 
C. Component Mirmatches 
Another possible source of errors is component mismatch. 
In the current squaring circuits component mismatches 
could result in slightly different values for the current 
sources IB. The result will be an input offset current. 
If a mismatch in the threshold voltages of transistors 
MI.. MS occurs, these voltages can not be dropped from 
eqn. (5). It can be shown that such a threshold mismatch has 
the same effect as an error in the value of IB. 
The most serious errors occur from a mismatch between 
transistors M3 and or an error in the current mirror M5, 
M6. These mismatches result in aq output current that 
contains terms linear with Ii,, and Ii,, . 
SIMULATED AND MEASURED RESULTS 
SPICE simulations were performed for both the current 
squarer and the complete multiplier circuit. The 
simulations showed that a -3dB bandwidth of 50 M H z  is 
feasible using transistors with a channel length of 10 um. 
This corresponds to the following approximation that can 
be derived for the -3dB frequency: 
g m h  
“-mu- (=) 
Where gmJe is the transconductance of a transistor with 
drain current I’ and C, is the gate source capacitance of 
the transistors. 
The circuits have been realized on the ACMA semicustom 
chip fabricated in the UT CMOS process. All transistors 
had a channel length of 10 pm and a channel width of 
50pm. Fig. 4 shows the measured output current of the 
current squaring circuits and its first derivative. The 
response is the same for all three versions of the circuit. 
The value of the bias current I’ was 100pA. It can be seen 
that the square-law behaviour is very good. For input 
currents outside the range specified by (13) the output 
current increases linear with the input current as expected. 
Fig. 5 shows the measured input voltage and input 
resistance of the three current squaring circuits. As 
expected, the input resistance of the circuit from fig. 1 is 
dependent of the input current. The improved circuit from 
fig. 2 has a constant input resistance over a wide range of 
DI < >  IOUT <uA> 
Dl < >  IOUT <UN 
/di 
Fig. 5 Measured output current of the c m n t  squaring 
circuits and itsfkst derivative. 
R I N  a >  VIN < n  
.00/dlv <UN 
Fig. 6 Measured input voltage and input resistance of the 
current squaring circuitsfrom (a) jig. I ,  (b) jig. 2 and (c) 
jig. 3. 
the input current but it decreases for large negative values 
of Iin. The input resistance of the circuit from fig. 3 only 
varies slightly with Iin. 
The response of the complete multiplier circuit has also 
been measured. Fig. 6 shows a plot of the output current as 
a function of one of the input currents (I,) while the other 
input current (1;) remains fixed. From the derivative DI it 
can be seen that the multiplier has a very good linearity. If 
the non-linearity NL is defined as 
max. deviation from a linear response 
max. output current 
the non-linearity is less than 1% over the entire input 
current range specified by (19). If the input currents are 
restricted to 50% of their maximum value, the non- 
linearity becomes less than 0.2%. 
*loo%, NL= 
1. so0 €+a0 200.0 E*M 
.9Mo 
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Fig. 6 Measured response of a complete four-quadrant 
current multiplier as a function of input current I, i%e 
other input current (Iy) varies from -300 pA to 300 pA in 
steps of 6OpA. ntejirst derivative is also shown. 
VI. CONCLUSION 
A new CMOS four-quadrant current multiplier has been 
presented. The circuit features a large -3dB bandwidth, a 
good linearity and an approximately constant input 
impedance and is insensitive to temperature and process 
variations. Furthermore the circuit does not suffer from the 
body effect so it is not neccessary to place transistors in 
individual wells. 
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